





Instruction Type	Opcode	Symbolic Representation	Description	17
	00001010	LOAD MQ	Transfer contents of register MQ to the accumulator AC	
	00001001	LOAD MQ,M(X)	Transfer contents of memory location X to MQ	
Data transfer	00100001	STOR M(X)	Transfer contents of accumulator to memory location X	
	00000001	LOAD M(X)	Transfer M(X) to the accumulator	and the second
	00000010	LOAD -M(X)	Transfer -M(X) to the accumulator	
	00000011	LOAD M(X)	Transfer absolute value of M(X) to the accumulator	
	00000100	LOAD - M(X)	Transfer - M(X) to the accumulator	a die waarde Date die waarde Da
Unconditional	00001101	JUMP M(X,0:19)	Take next instruction from left half of M(X)	NUCLEY PROPERTY AND CONTRACTOR
branch	00001110	JUMP M(X,20:39)	Take next instruction from right half of M(X)	Malala 1 1
	00001111	JUMP+ M(X,0:19)	If number in the accumulator is nonnegative, take next instruction from left half of M(X)	Table 1.1
		JU	If number in the	
		MP +	accumulator is nonnegative,	and the second second second second second
Conditional branch		+ M(X	take next instruction from right half of M(X)	
		.20:	right haif of M(A)	The IAS
		39)		1110 1110
				Instruction Set
	00000101	ADD M(X)	Add M(X) to AC; put the result in AC	mon denon bet
	00000111	ADD M(X)	Add M(X) to AC; put the result in AC	
	00000110	SUB M(X)	Subtract M(X) from AC; put the result in AC	and the second
	00001000	SUB M(X)	Subtract M(X) from AC; put the remainder in AC	
Arithmetic	00001011	MUL M(X)	Multiply M(X) by MQ; put most significant bits of result in AC, put least significant bits in MQ	
	00001100	DIV M(X)	Divide AC by M(X); put the quotient in MQ and the remainder in AC	
	00010100	LSH	Multiply accumulator by 2; i.e., shift left one bit position	A second second second second second
	00010101	RSH	Divide accumulator by 2; i.e., shift right one position	all fait on the all fait on the
	00010010	STOR M(X,8:19)	Replace left address field at M(X) by 12 rightmost bits of AC	
Address modify	00010011	STOR M(X,28:39)	Replace right address field at M(X) by 12 rightmost bits of AC	(Table can be found on page 17 in the textbo





Co	mpu	ter Gener	ations
Generation	Approximate Dates	Technology	Typical Speed (operations per second)
1	1946–1957	Vacuum tube	40,000
2	1957–1964	Transistor	200,000
3	1965–1971	Small and medium scale integration	1,000,000
4	1972-1977	Large scale integration	10,000,000
5	1978–1991	Very large scale integration	100,000,000
6	1991-	Ultra large scale integration	>1,000,000,000






































Evolution of Intel Microprocessors 34							
	4004	8008	8080	8086	8088		
Introduced	1971	1972	1974	1978	1979		
Clock speeds	108 kHz	108 kHz	2 MHz	5 MHz, 8 MHz, 10 MHz	5 MHz, 8 MHz		
Bus width	4 bits	8 bits	8 bits	16 bits	8 bits		
Number of transistors	2,300	3,500	6,000	29,000	29,000		
Feature size (µm)	10	8	6	3	6		
Addressable memory	640 Bytes	16 KB	64 KB	1 MB	1 MB		
© 2016 Pearson Educ	(a) 1970s Processors						

	80286	386TM DX	386TM SX	486TM DX CPU
Introduced	1982	1985	1988	1989
Clock speeds	6 MHz - 12.5 MHz	16 MHz - 33 MHz	16 MHz - 33 MHz	25 MHz - 50 MHz
Bus width	16 bits	32 bits	16 bits	32 bits
Number of transistors	134,000	275,000	275,000	1.2 million
Feature size (µm)	1.5	1	1	0.8 - 1
Addressable memory	16 MB	4 GB	16 MB	4 GB
Virtual memory	1 GB	64 TB	64 TB	64 TB
Cache	_	_		8 kB

Evolution of Intel Microprocessors 36					
	486TM SX	Pentium	Pentium Pro	Pentium II	
Introduced	1991	1993	1995	1997	
Clock speeds	16 MHz - 33 MHz	60 MHz - 166 MHz,	150 MHz - 200 MHz	200 MHz - 300 MHz	
Bus width	32 bits	32 bits	64 bits	64 bits	
Number of transistors	1.185 million	3.1 million	5.5 million	7.5 million	
Feature size (µm)	1	0.8	0.6	0.35	
Addressable memory	4 GB	4 GB	64 GB	64 GB	
Virtual memory	64 TB	64 TB	64 TB	64 TB	
Cache	8 kB	8 kB	512 kB L1 and 1 MB L2	512 kB L2	
© 2016 Pearson Education,	(c) 1990s Processors				

	Pentium III	Pentium 4	Core 2 Duo	Core i7 EE 4960X
Introduced	1999	2000	2006	2013
Clock speeds	450 - 660 MHz	1.3 - 1.8 GHz	1.06 - 1.2 GHz	4 GHz
Bus wid th	64 bits	64 bits	64 bits	64 bits
Number of transistors	9.5 million	42 million	167 million	1.86 billion
Feature size (nm)	250	180	65	22
Addressable memory	64 GB	64 GB	64 GB	64 GB
Virtual memory	64 TB	64 TB	64 TB	64 TB
Cache	512 kB L2	256 kB L2	2 MB L2	1.5 MB L2/15 MB L3
Number of cores	1	1	2	6

